A 512-mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/ParkCLKLCJCSPSC06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/ParkCLKLCJCSPSC06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Changhyun_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Churoo_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dae-Hee_Jung
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hoeju_Chung
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/JaeJun_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jaekwan_Kim_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jin-Hyung_Cho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jun-Ho_Shin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jung-Bae_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ki-Whan_Song
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kyu-Hyoun_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Moo_Sung_Chae
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seung-young_Seo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seunghoon_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Soo-In_Cho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sung-Ho_Choi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Taek-Seon_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yun-Sang_Lee
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2006.870808
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2006.870808
>
dc:
identifier
DBLP journals/jssc/ParkCLKLCJCSPSC06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2006.870808
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
A 512-mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Changhyun_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Churoo_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dae-Hee_Jung
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hoeju_Chung
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/JaeJun_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jaekwan_Kim_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jin-Hyung_Cho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jun-Ho_Shin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jung-Bae_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ki-Whan_Song
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kyu-Hyoun_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Moo_Sung_Chae
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seung-young_Seo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seunghoon_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Soo-In_Cho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sung-Ho_Choi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Taek-Seon_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yun-Sang_Lee
>
swrc:
number
4
(xsd:string)
swrc:
pages
831-838
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/ParkCLKLCJCSPSC06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/ParkCLKLCJCSPSC06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc41.html#ParkCLKLCJCSPSC06
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2006.870808
>
dc:
title
A 512-mb DDR3 SDRAM prototype with CIO minimization and self-calibration techniques.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
41
(xsd:string)