A 14-nm Ultra-Low Jitter Fractional-N PLL Using a DTC Range Reduction Technique and a Reconfigurable Dual-Core VCO.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/WuYGCCLBSC21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/WuYGCCLBSC21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chengkai_Guo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chih-Wei_Yao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lei_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pak-Kim_Lau
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pei-Yuan_Chiang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sang_Won_Son
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Thomas_Byunghak_Cho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wanghua_Wu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhanjun_Bai
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2021.3111134
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2021.3111134
>
dc:
identifier
DBLP journals/jssc/WuYGCCLBSC21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2021.3111134
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
A 14-nm Ultra-Low Jitter Fractional-N PLL Using a DTC Range Reduction Technique and a Reconfigurable Dual-Core VCO.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chengkai_Guo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chih-Wei_Yao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lei_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pak-Kim_Lau
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pei-Yuan_Chiang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sang_Won_Son
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Thomas_Byunghak_Cho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wanghua_Wu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhanjun_Bai
>
swrc:
number
12
(xsd:string)
swrc:
pages
3756-3767
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/WuYGCCLBSC21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/WuYGCCLBSC21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc56.html#WuYGCCLBSC21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2021.3111134
>
dc:
title
A 14-nm Ultra-Low Jitter Fractional-N PLL Using a DTC Range Reduction Technique and a Reconfigurable Dual-Core VCO.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
56
(xsd:string)