A 30% Efficient High-Output Voltage Fully Integrated Self-Biased Gate RF Rectifier Topology for Neural Implants.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/XuKMNDOSCS22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/XuKMNDOSCS22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aatmesh_Shrivastava
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Adam_Khalifa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ankit_Mittal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Diptashree_Das
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marvin_Onabajo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mehdi_Nasrollahpourmotlaghzanjani
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nian_Xiang_Sun
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sydney_S._Cash
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ziyue_Xu_0003
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2022.3180633
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2022.3180633
>
dc:
identifier
DBLP journals/jssc/XuKMNDOSCS22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2022.3180633
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
A 30% Efficient High-Output Voltage Fully Integrated Self-Biased Gate RF Rectifier Topology for Neural Implants.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aatmesh_Shrivastava
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Adam_Khalifa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ankit_Mittal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Diptashree_Das
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marvin_Onabajo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mehdi_Nasrollahpourmotlaghzanjani
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nian_Xiang_Sun
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sydney_S._Cash
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ziyue_Xu_0003
>
swrc:
number
11
(xsd:string)
swrc:
pages
3324-3335
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/XuKMNDOSCS22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/XuKMNDOSCS22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc57.html#XuKMNDOSCS22
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2022.3180633
>
dc:
title
A 30% Efficient High-Output Voltage Fully Integrated Self-Biased Gate RF Rectifier Topology for Neural Implants.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
57
(xsd:string)