A 40-Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-nm CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/jssc/ZhengZLZYYWLWJ17
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/jssc/ZhengZLZYYWLWJ17
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chun_Zhang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fangxu_Lv
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Feng_Zhao_0004
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fule_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hanjun_Jiang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shigang_Yue
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shuai_Yuan_0005
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xuqiang_Zheng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhihua_Wang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ziqiang_Wang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FJSSC.2017.2746672
>
foaf:
homepage
<
https://doi.org/10.1109/JSSC.2017.2746672
>
dc:
identifier
DBLP journals/jssc/ZhengZLZYYWLWJ17
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FJSSC.2017.2746672
(xsd:string)
dcterms:
issued
2017
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/jssc
>
rdfs:
label
A 40-Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-nm CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chun_Zhang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fangxu_Lv
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Feng_Zhao_0004
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fule_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hanjun_Jiang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shigang_Yue
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shuai_Yuan_0005
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xuqiang_Zheng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhihua_Wang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ziqiang_Wang
>
swrc:
number
11
(xsd:string)
swrc:
pages
2963-2978
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/jssc/ZhengZLZYYWLWJ17/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/jssc/ZhengZLZYYWLWJ17
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/jssc/jssc52.html#ZhengZLZYYWLWJ17
>
rdfs:
seeAlso
<
https://doi.org/10.1109/JSSC.2017.2746672
>
dc:
title
A 40-Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-nm CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
52
(xsd:string)