P4-To-VHDL: Automatic generation of high-speed input and output network blocks.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/mam/BenacekPKC18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/mam/BenacekPKC18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hana_Kub%E2%88%9A%C2%B0tov%E2%88%9A%C2%B0
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pavel_Ben%E2%88%9A%C2%B0cek
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tom%E2%88%9A%C2%B0s_Cejka
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Viktor_Pus
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2Fj.micpro.2017.10.012
>
foaf:
homepage
<
https://doi.org/10.1016/j.micpro.2017.10.012
>
dc:
identifier
DBLP journals/mam/BenacekPKC18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2Fj.micpro.2017.10.012
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/mam
>
rdfs:
label
P4-To-VHDL: Automatic generation of high-speed input and output network blocks.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hana_Kub%E2%88%9A%C2%B0tov%E2%88%9A%C2%B0
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pavel_Ben%E2%88%9A%C2%B0cek
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tom%E2%88%9A%C2%B0s_Cejka
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Viktor_Pus
>
swrc:
pages
22-33
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/mam/BenacekPKC18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/mam/BenacekPKC18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/mam/mam56.html#BenacekPKC18
>
rdfs:
seeAlso
<
https://doi.org/10.1016/j.micpro.2017.10.012
>
dc:
title
P4-To-VHDL: Automatic generation of high-speed input and output network blocks.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
56
(xsd:string)