Design and implementation of cascaded H-Bridge multilevel inverter using FPGA with multiple carrier phase disposition modulation scheme.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/mam/ChitraV20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/mam/ChitraV20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/K._R._Valluvan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/S._Chitra
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2Fj.micpro.2020.103108
>
foaf:
homepage
<
https://doi.org/10.1016/j.micpro.2020.103108
>
dc:
identifier
DBLP journals/mam/ChitraV20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2Fj.micpro.2020.103108
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/mam
>
rdfs:
label
Design and implementation of cascaded H-Bridge multilevel inverter using FPGA with multiple carrier phase disposition modulation scheme.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/K._R._Valluvan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/S._Chitra
>
swrc:
pages
103108
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/mam/ChitraV20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/mam/ChitraV20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/mam/mam76.html#ChitraV20
>
rdfs:
seeAlso
<
https://doi.org/10.1016/j.micpro.2020.103108
>
dc:
title
Design and implementation of cascaded H-Bridge multilevel inverter using FPGA with multiple carrier phase disposition modulation scheme.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
76
(xsd:string)