Implementation of cache memory and fir filter using FINFETs at 22 nm technology for SOC designs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/mam/KumarCS20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/mam/KumarCS20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/B._Stephen_Charles
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/N._Praveen_Kumar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/V._Sumalatha
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2Fj.micpro.2020.103191
>
foaf:
homepage
<
https://doi.org/10.1016/j.micpro.2020.103191
>
dc:
identifier
DBLP journals/mam/KumarCS20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2Fj.micpro.2020.103191
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/mam
>
rdfs:
label
Implementation of cache memory and fir filter using FINFETs at 22 nm technology for SOC designs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/B._Stephen_Charles
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/N._Praveen_Kumar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/V._Sumalatha
>
swrc:
pages
103191
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/mam/KumarCS20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/mam/KumarCS20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/mam/mam77.html#KumarCS20
>
rdfs:
seeAlso
<
https://doi.org/10.1016/j.micpro.2020.103191
>
dc:
title
Implementation of cache memory and fir filter using FINFETs at 22 nm technology for SOC designs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
77
(xsd:string)