A survey of memory architecture for 3D chip multi-processors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/mam/ZhangLLJGPH14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/mam/ZhangLLJGPH14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Axel_Jantsch
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Feng_Han_0008
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hongbing_Pan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Li_Li_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Minglun_Gao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuang_Zhang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhonghai_Lu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2Fj.micpro.2014.03.007
>
foaf:
homepage
<
https://doi.org/10.1016/j.micpro.2014.03.007
>
dc:
identifier
DBLP journals/mam/ZhangLLJGPH14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2Fj.micpro.2014.03.007
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/mam
>
rdfs:
label
A survey of memory architecture for 3D chip multi-processors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Axel_Jantsch
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Feng_Han_0008
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hongbing_Pan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Li_Li_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Minglun_Gao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuang_Zhang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhonghai_Lu
>
swrc:
number
5
(xsd:string)
swrc:
pages
415-430
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/mam/ZhangLLJGPH14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/mam/ZhangLLJGPH14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/mam/mam38.html#ZhangLLJGPH14
>
rdfs:
seeAlso
<
https://doi.org/10.1016/j.micpro.2014.03.007
>
dc:
title
A survey of memory architecture for 3D chip multi-processors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
38
(xsd:string)