IBM Power5 Chip: A Dual-Core Multithreaded Processor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/micro/KallaST04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/micro/KallaST04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Balaram_Sinharoy
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joel_M._Tendler
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ronald_N._Kalla
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FMM.2004.1289290
>
foaf:
homepage
<
https://doi.org/10.1109/MM.2004.1289290
>
dc:
identifier
DBLP journals/micro/KallaST04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FMM.2004.1289290
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/micro
>
rdfs:
label
IBM Power5 Chip: A Dual-Core Multithreaded Processor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Balaram_Sinharoy
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joel_M._Tendler
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ronald_N._Kalla
>
swrc:
number
2
(xsd:string)
swrc:
pages
40-47
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/micro/KallaST04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/micro/KallaST04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/micro/micro24.html#KallaST04
>
rdfs:
seeAlso
<
https://doi.org/10.1109/MM.2004.1289290
>
dc:
title
IBM Power5 Chip: A Dual-Core Multithreaded Processor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
24
(xsd:string)