Cached DRAM for ILP Processor Memory Access Latency Reduction.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/micro/ZhangZZ01
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/micro/ZhangZZ01
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaodong_Zhang_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhao_Zhang_0010
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhichun_Zhu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2F40.946676
>
foaf:
homepage
<
https://doi.org/10.1109/40.946676
>
dc:
identifier
DBLP journals/micro/ZhangZZ01
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2F40.946676
(xsd:string)
dcterms:
issued
2001
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/micro
>
rdfs:
label
Cached DRAM for ILP Processor Memory Access Latency Reduction.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaodong_Zhang_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhao_Zhang_0010
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhichun_Zhu
>
swrc:
number
4
(xsd:string)
swrc:
pages
22-32
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/micro/ZhangZZ01/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/micro/ZhangZZ01
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/micro/micro21.html#ZhangZZ01
>
rdfs:
seeAlso
<
https://doi.org/10.1109/40.946676
>
dc:
title
Cached DRAM for ILP Processor Memory Access Latency Reduction.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
21
(xsd:string)