Analysis of interconnect capacitance for sub nano CMOS technology using the low dielectric material.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/mr/JoshiMM11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/mr/JoshiMM11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ashok_M._Mahajan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bhavana_N._Joshi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yogesh_S._Mhaisagar
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2Fj.microrel.2011.01.009
>
foaf:
homepage
<
https://doi.org/10.1016/j.microrel.2011.01.009
>
dc:
identifier
DBLP journals/mr/JoshiMM11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2Fj.microrel.2011.01.009
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/mr
>
rdfs:
label
Analysis of interconnect capacitance for sub nano CMOS technology using the low dielectric material.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ashok_M._Mahajan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bhavana_N._Joshi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yogesh_S._Mhaisagar
>
swrc:
number
5
(xsd:string)
swrc:
pages
953-958
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/mr/JoshiMM11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/mr/JoshiMM11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/mr/mr51.html#JoshiMM11
>
rdfs:
seeAlso
<
https://doi.org/10.1016/j.microrel.2011.01.009
>
dc:
title
Analysis of interconnect capacitance for sub nano CMOS technology using the low dielectric material.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
51
(xsd:string)