Design and optimization of LDMOS-SCR devices with improved ESD protection performance.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/mr/LiangCGG16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/mr/LiangCGG16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hailian_Liang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Huafeng_Cao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaofeng_Gu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zixiang_Guo
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2Fj.microrel.2016.02.001
>
foaf:
homepage
<
https://doi.org/10.1016/j.microrel.2016.02.001
>
dc:
identifier
DBLP journals/mr/LiangCGG16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2Fj.microrel.2016.02.001
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/mr
>
rdfs:
label
Design and optimization of LDMOS-SCR devices with improved ESD protection performance.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hailian_Liang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Huafeng_Cao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaofeng_Gu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zixiang_Guo
>
swrc:
pages
115-119
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/mr/LiangCGG16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/mr/LiangCGG16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/mr/mr61.html#LiangCGG16
>
rdfs:
seeAlso
<
https://doi.org/10.1016/j.microrel.2016.02.001
>
dc:
title
Design and optimization of LDMOS-SCR devices with improved ESD protection performance.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
61
(xsd:string)