A Comparison of FPGA and GPGPU Designs for Bayesian Occupancy Filters.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/sensors/Medina-ValdesDC17
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/sensors/Medina-ValdesDC17
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alejandro_Serrano-Cases
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Antonio_Mart%E2%88%9A%E2%89%A0nez-%E2%88%9A%C4%80lvarez
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jorge_Godoy
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jorge_Villagra
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luis_Medina-Vald%E2%88%9A%C2%A9s
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Miguel_Diez-Ochoa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ra%E2%88%9A%C4%BCl_Correal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sergio_Cuenca-Asensi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.3390%2Fs17112599
>
foaf:
homepage
<
https://doi.org/10.3390/s17112599
>
dc:
identifier
DBLP journals/sensors/Medina-ValdesDC17
(xsd:string)
dc:
identifier
DOI doi.org%2F10.3390%2Fs17112599
(xsd:string)
dcterms:
issued
2017
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/sensors
>
rdfs:
label
A Comparison of FPGA and GPGPU Designs for Bayesian Occupancy Filters.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alejandro_Serrano-Cases
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Antonio_Mart%E2%88%9A%E2%89%A0nez-%E2%88%9A%C4%80lvarez
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jorge_Godoy
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jorge_Villagra
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luis_Medina-Vald%E2%88%9A%C2%A9s
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Miguel_Diez-Ochoa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ra%E2%88%9A%C4%BCl_Correal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sergio_Cuenca-Asensi
>
swrc:
number
11
(xsd:string)
swrc:
pages
2599
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/sensors/Medina-ValdesDC17/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/sensors/Medina-ValdesDC17
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/sensors/sensors17.html#Medina-ValdesDC17
>
rdfs:
seeAlso
<
https://doi.org/10.3390/s17112599
>
dc:
title
A Comparison of FPGA and GPGPU Designs for Bayesian Occupancy Filters.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
17
(xsd:string)