An efficient hardware accelerator architecture for implementing fast IMDCT computation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/sigpro/LiLW10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/sigpro/LiLW10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hui_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ping_Li_0014
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yiwen_Wang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2Fj.sigpro.2010.02.023
>
foaf:
homepage
<
https://doi.org/10.1016/j.sigpro.2010.02.023
>
dc:
identifier
DBLP journals/sigpro/LiLW10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2Fj.sigpro.2010.02.023
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/sigpro
>
rdfs:
label
An efficient hardware accelerator architecture for implementing fast IMDCT computation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hui_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ping_Li_0014
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yiwen_Wang
>
swrc:
number
8
(xsd:string)
swrc:
pages
2540-2545
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/sigpro/LiLW10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/sigpro/LiLW10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/sigpro/sigpro90.html#LiLW10
>
rdfs:
seeAlso
<
https://doi.org/10.1016/j.sigpro.2010.02.023
>
dc:
title
An efficient hardware accelerator architecture for implementing fast IMDCT computation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
90
(xsd:string)