A VLSI array architecture for realization of DFT, DHT, DCT and DST.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/sigpro/MaharatnaDB01
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/sigpro/MaharatnaDB01
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/A._S._Dhar_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Koushik_Maharatna
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Swapna_Banerjee
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1016%2FS0165-1684%2801%2900061-5
>
foaf:
homepage
<
https://doi.org/10.1016/S0165-1684(01)00061-5
>
dc:
identifier
DBLP journals/sigpro/MaharatnaDB01
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1016%2FS0165-1684%2801%2900061-5
(xsd:string)
dcterms:
issued
2001
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/sigpro
>
rdfs:
label
A VLSI array architecture for realization of DFT, DHT, DCT and DST.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/A._S._Dhar_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Koushik_Maharatna
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Swapna_Banerjee
>
swrc:
number
9
(xsd:string)
swrc:
pages
1813-1822
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/sigpro/MaharatnaDB01/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/sigpro/MaharatnaDB01
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/sigpro/sigpro81.html#MaharatnaDB01
>
rdfs:
seeAlso
<
https://doi.org/10.1016/S0165-1684(01)00061-5
>
dc:
title
A VLSI array architecture for realization of DFT, DHT, DCT and DST.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
81
(xsd:string)