Design Verification at the Register Transfer Language Level.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tc/HoehneP75
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tc/HoehneP75
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Harold_Hoehne
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Piloty
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FT-C.1975.224331
>
foaf:
homepage
<
https://doi.org/10.1109/T-C.1975.224331
>
dc:
identifier
DBLP journals/tc/HoehneP75
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FT-C.1975.224331
(xsd:string)
dcterms:
issued
1975
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tc
>
rdfs:
label
Design Verification at the Register Transfer Language Level.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Harold_Hoehne
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Piloty
>
swrc:
number
9
(xsd:string)
swrc:
pages
861-867
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tc/HoehneP75/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tc/HoehneP75
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tc/tc24.html#HoehneP75
>
rdfs:
seeAlso
<
https://doi.org/10.1109/T-C.1975.224331
>
dc:
subject
Compiler-interpreter system, computer description language, design verification, error detection, hardware design automation, register transfer language (RTL), simulation.
(xsd:string)
dc:
title
Design Verification at the Register Transfer Language Level.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
24
(xsd:string)