An Approach for Detecting Multiple Faulty FPGA Logic Blocks.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tc/HuangML00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tc/HuangML00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fabrizio_Lombardi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fred_J._Meyer
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wei-Kang_Huang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2F12.822563
>
foaf:
homepage
<
https://doi.org/10.1109/12.822563
>
dc:
identifier
DBLP journals/tc/HuangML00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2F12.822563
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tc
>
rdfs:
label
An Approach for Detecting Multiple Faulty FPGA Logic Blocks.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fabrizio_Lombardi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fred_J._Meyer
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wei-Kang_Huang
>
swrc:
number
1
(xsd:string)
swrc:
pages
48-54
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tc/HuangML00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tc/HuangML00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tc/tc49.html#HuangML00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/12.822563
>
dc:
subject
FPGA, PLD, multiple faults, C-testability, fault tolerance.
(xsd:string)
dc:
title
An Approach for Detecting Multiple Faulty FPGA Logic Blocks.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
49
(xsd:string)