Design and Evaluation of a Switch Cache Architecture for CC-NUMA Multiprocessors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tc/IyerB00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tc/IyerB00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Laxmi_N._Bhuyan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ravi_R._Iyer_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2F12.868025
>
foaf:
homepage
<
https://doi.org/10.1109/12.868025
>
dc:
identifier
DBLP journals/tc/IyerB00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2F12.868025
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tc
>
rdfs:
label
Design and Evaluation of a Switch Cache Architecture for CC-NUMA Multiprocessors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Laxmi_N._Bhuyan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ravi_R._Iyer_0001
>
swrc:
number
8
(xsd:string)
swrc:
pages
779-797
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tc/IyerB00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tc/IyerB00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tc/tc49.html#IyerB00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/12.868025
>
dc:
subject
Crossbar switches, cache architectures, scalable interconnects, wormhole routing, shared memory multiprocessors, execution-driven simulation.
(xsd:string)
dc:
title
Design and Evaluation of a Switch Cache Architecture for CC-NUMA Multiprocessors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
49
(xsd:string)