[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/tc/RavindranSMDGMB05>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Eric_D._Marsman>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ganesh_S._Dasika>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Matthew_R._Guthaus>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rajiv_A._Ravindran>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Richard_B._Brown>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Robert_M._Senger>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Scott_A._Mahlke>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FTC.2005.132>
foaf:homepage <https://doi.org/10.1109/TC.2005.132>
dc:identifier DBLP journals/tc/RavindranSMDGMB05 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FTC.2005.132 (xsd:string)
dcterms:issued 2005 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/tc>
rdfs:label Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Eric_D._Marsman>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ganesh_S._Dasika>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Matthew_R._Guthaus>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rajiv_A._Ravindran>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Richard_B._Brown>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Robert_M._Senger>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Scott_A._Mahlke>
swrc:number 8 (xsd:string)
swrc:pages 998-1012 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/tc/RavindranSMDGMB05/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/tc/RavindranSMDGMB05>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/tc/tc54.html#RavindranSMDGMB05>
rdfs:seeAlso <https://doi.org/10.1109/TC.2005.132>
dc:subject Code generation, embedded processor, graph partitioning, instruction encoding, low-power design, optimization, retargetable compilers, register window, spill code. (xsd:string)
dc:title Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 54 (xsd:string)