Design for hierarchical testability of RTL circuits obtained by behavioral synthesis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcad/GhoshRJ97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcad/GhoshRJ97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Raghunathan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Indradeep_Ghosh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Niraj_K._Jha
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2F43.658568
>
foaf:
homepage
<
https://doi.org/10.1109/43.658568
>
dc:
identifier
DBLP journals/tcad/GhoshRJ97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2F43.658568
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcad
>
rdfs:
label
Design for hierarchical testability of RTL circuits obtained by behavioral synthesis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anand_Raghunathan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Indradeep_Ghosh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Niraj_K._Jha
>
swrc:
number
9
(xsd:string)
swrc:
pages
1001-1014
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcad/GhoshRJ97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcad/GhoshRJ97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcad/tcad16.html#GhoshRJ97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/43.658568
>
dc:
title
Design for hierarchical testability of RTL circuits obtained by behavioral synthesis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
16
(xsd:string)