Performance-driven interconnection optimization for microarchitecture synthesis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcad/JiangLHL94
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcad/JiangLHL94
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/TingTing_Hwang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tsing-Fa_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Min_Jiang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Youn-Long_Lin
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2F43.259938
>
foaf:
homepage
<
https://doi.org/10.1109/43.259938
>
dc:
identifier
DBLP journals/tcad/JiangLHL94
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2F43.259938
(xsd:string)
dcterms:
issued
1994
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcad
>
rdfs:
label
Performance-driven interconnection optimization for microarchitecture synthesis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/TingTing_Hwang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tsing-Fa_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Min_Jiang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Youn-Long_Lin
>
swrc:
number
2
(xsd:string)
swrc:
pages
137-149
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcad/JiangLHL94/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcad/JiangLHL94
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcad/tcad13.html#JiangLHL94
>
rdfs:
seeAlso
<
https://doi.org/10.1109/43.259938
>
dc:
title
Performance-driven interconnection optimization for microarchitecture synthesis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
13
(xsd:string)