Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcad/KulkarniSB08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcad/KulkarniSB08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_T._Blaauw
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dennis_Sylvester
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sarvesh_H._Kulkarni
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTCAD.2008.915529
>
foaf:
homepage
<
https://doi.org/10.1109/TCAD.2008.915529
>
dc:
identifier
DBLP journals/tcad/KulkarniSB08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTCAD.2008.915529
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcad
>
rdfs:
label
Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_T._Blaauw
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dennis_Sylvester
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sarvesh_H._Kulkarni
>
swrc:
number
3
(xsd:string)
swrc:
pages
481-494
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcad/KulkarniSB08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcad/KulkarniSB08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcad/tcad27.html#KulkarniSB08
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TCAD.2008.915529
>
dc:
title
Design-Time Optimization of Post-Silicon Tuned Circuits Using Adaptive Body Bias.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
27
(xsd:string)