Scalable Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcad/LaiCJ16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcad/LaiCJ16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chi-Chuan_Chuang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jie-Hong_R._Jiang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Hsiang_Lai
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTCAD.2016.2529430
>
foaf:
homepage
<
https://doi.org/10.1109/TCAD.2016.2529430
>
dc:
identifier
DBLP journals/tcad/LaiCJ16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTCAD.2016.2529430
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcad
>
rdfs:
label
Scalable Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chi-Chuan_Chuang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jie-Hong_R._Jiang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Hsiang_Lai
>
swrc:
number
11
(xsd:string)
swrc:
pages
1797-1810
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcad/LaiCJ16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcad/LaiCJ16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcad/tcad35.html#LaiCJ16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TCAD.2016.2529430
>
dc:
title
Scalable Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
35
(xsd:string)