TriZone: A Design of MLC STT-RAM Cache for Combined Performance, Energy, and Reliability Optimizations.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcad/LiuMLWWCLWPG18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcad/LiuMLWWCLWPG18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Danghui_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hai_Li_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mengjie_Mao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ning_Ge_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tao_Liu_0023
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wujie_Wen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xue_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yiran_Chen_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yukui_Pei
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zihao_Liu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTCAD.2017.2783860
>
foaf:
homepage
<
https://doi.org/10.1109/TCAD.2017.2783860
>
dc:
identifier
DBLP journals/tcad/LiuMLWWCLWPG18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTCAD.2017.2783860
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcad
>
rdfs:
label
TriZone: A Design of MLC STT-RAM Cache for Combined Performance, Energy, and Reliability Optimizations.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Danghui_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hai_Li_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mengjie_Mao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ning_Ge_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tao_Liu_0023
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wujie_Wen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xue_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yiran_Chen_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yukui_Pei
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zihao_Liu
>
swrc:
number
10
(xsd:string)
swrc:
pages
1985-1998
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcad/LiuMLWWCLWPG18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcad/LiuMLWWCLWPG18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcad/tcad37.html#LiuMLWWCLWPG18
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TCAD.2017.2783860
>
dc:
title
TriZone: A Design of MLC STT-RAM Cache for Combined Performance, Energy, and Reliability Optimizations.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
37
(xsd:string)