[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/tcad/ShendePMH03>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Aditya_K._Prasad>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Igor_L._Markov>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/John_P._Hayes>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Vivek_V._Shende>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FTCAD.2003.811448>
foaf:homepage <https://doi.org/10.1109/TCAD.2003.811448>
dc:identifier DBLP journals/tcad/ShendePMH03 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FTCAD.2003.811448 (xsd:string)
dcterms:issued 2003 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/tcad>
rdfs:label Synthesis of reversible logic circuits. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Aditya_K._Prasad>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Igor_L._Markov>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/John_P._Hayes>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Vivek_V._Shende>
swrc:number 6 (xsd:string)
swrc:pages 710-722 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/tcad/ShendePMH03/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/tcad/ShendePMH03>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/tcad/tcad22.html#ShendePMH03>
rdfs:seeAlso <https://doi.org/10.1109/TCAD.2003.811448>
dc:title Synthesis of reversible logic circuits. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 22 (xsd:string)