[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/tcad/YuanQVS08>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Alberto_L._Sangiovanni-Vincentelli>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Gang_Qu_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Lin_Yuan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Tiziano_Villa>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FTCAD.2008.923245>
foaf:homepage <https://doi.org/10.1109/TCAD.2008.923245>
dc:identifier DBLP journals/tcad/YuanQVS08 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FTCAD.2008.923245 (xsd:string)
dcterms:issued 2008 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/tcad>
rdfs:label An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Alberto_L._Sangiovanni-Vincentelli>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Gang_Qu_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Lin_Yuan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Tiziano_Villa>
swrc:number 6 (xsd:string)
swrc:pages 1159-1164 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/tcad/YuanQVS08/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/tcad/YuanQVS08>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/tcad/tcad27.html#YuanQVS08>
rdfs:seeAlso <https://doi.org/10.1109/TCAD.2008.923245>
dc:title An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 27 (xsd:string)