Power Performance Tradeoffs Using Adaptive Bit Width Adjustments on Resistive Associative Processors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcas/AbdelaalYEK19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcas/AbdelaalYEK19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ahmed_M._Eltawil
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fadi_J._Kurdahi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hasan_Erdem_Yantir
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rana_A._Abdelaal
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTCSI.2018.2850885
>
foaf:
homepage
<
https://doi.org/10.1109/TCSI.2018.2850885
>
dc:
identifier
DBLP journals/tcas/AbdelaalYEK19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTCSI.2018.2850885
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcas
>
rdfs:
label
Power Performance Tradeoffs Using Adaptive Bit Width Adjustments on Resistive Associative Processors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ahmed_M._Eltawil
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fadi_J._Kurdahi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hasan_Erdem_Yantir
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rana_A._Abdelaal
>
swrc:
number
1
(xsd:string)
swrc:
pages
302-312
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcas/AbdelaalYEK19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcas/AbdelaalYEK19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcas/tcasI66.html#AbdelaalYEK19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TCSI.2018.2850885
>
dc:
title
Power Performance Tradeoffs Using Adaptive Bit Width Adjustments on Resistive Associative Processors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
66-I
(xsd:string)