Design and Iso-Area Vmin Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcas/ChangCH12
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcas/ChangCH12
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ming-Hung_Chang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wei_Hwang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Te_Chiu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTCSII.2012.2198984
>
foaf:
homepage
<
https://doi.org/10.1109/TCSII.2012.2198984
>
dc:
identifier
DBLP journals/tcas/ChangCH12
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTCSII.2012.2198984
(xsd:string)
dcterms:
issued
2012
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcas
>
rdfs:
label
Design and Iso-Area Vmin Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ming-Hung_Chang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wei_Hwang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Te_Chiu
>
swrc:
number
7
(xsd:string)
swrc:
pages
429-433
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcas/ChangCH12/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcas/ChangCH12
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcas/tcasII59.html#ChangCH12
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TCSII.2012.2198984
>
dc:
title
Design and Iso-Area Vmin Analysis of 9T Subthreshold SRAM With Bit-Interleaving Scheme in 65-nm CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
59-II
(xsd:string)