An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcas/DoLLKTY11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcas/DoLLKTY11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anh-Tuan_Do
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jeremy_Yung_Shern_Low
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joshua_Yung_Lih_Low
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kiat_Seng_Yeo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoliang_Tan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhi-Hui_Kong
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTCSI.2010.2103154
>
foaf:
homepage
<
https://doi.org/10.1109/TCSI.2010.2103154
>
dc:
identifier
DBLP journals/tcas/DoLLKTY11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTCSI.2010.2103154
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcas
>
rdfs:
label
An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anh-Tuan_Do
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jeremy_Yung_Shern_Low
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joshua_Yung_Lih_Low
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kiat_Seng_Yeo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoliang_Tan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhi-Hui_Kong
>
swrc:
number
6
(xsd:string)
swrc:
pages
1252-1263
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcas/DoLLKTY11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcas/DoLLKTY11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcas/tcasI58.html#DoLLKTY11
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TCSI.2010.2103154
>
dc:
title
An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
58-I
(xsd:string)