VLSI Design and Implementation of Reconfigurable 46-Mode Combined-Radix-Based FFT Hardware Architecture for 3GPP-LTE Applications.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcas/ShihCL18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcas/ShihCL18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hong-Ru_Chou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xin-Yu_Shih
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yue-Qu_Liu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTCSI.2017.2725338
>
foaf:
homepage
<
https://doi.org/10.1109/TCSI.2017.2725338
>
dc:
identifier
DBLP journals/tcas/ShihCL18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTCSI.2017.2725338
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcas
>
rdfs:
label
VLSI Design and Implementation of Reconfigurable 46-Mode Combined-Radix-Based FFT Hardware Architecture for 3GPP-LTE Applications.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hong-Ru_Chou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xin-Yu_Shih
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yue-Qu_Liu
>
swrc:
number
1
(xsd:string)
swrc:
pages
118-129
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcas/ShihCL18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcas/ShihCL18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcas/tcasI65.html#ShihCL18
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TCSI.2017.2725338
>
dc:
title
VLSI Design and Implementation of Reconfigurable 46-Mode Combined-Radix-Based FFT Hardware Architecture for 3GPP-LTE Applications.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
65-I
(xsd:string)