Polyomino: A 3D-SRAM-Centric Accelerator for Randomly Pruned Matrix Multiplication With Simple Reordering Algorithm and Efficient Compression Format in 180-nm CMOS. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/journals/tcasI/ShibaOKHK23>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Atsutake_Kosuge>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Kota_Shiba>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Mitsuji_Okada>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Mototsugu_Hamada>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Tadahiro_Kuroda>
foaf:homepage	<http://dx.doi.org/doi.org%2F10.1109%2FTCSI.2023.3268772>
foaf:homepage	<https://doi.org/10.1109/TCSI.2023.3268772>
dc:identifier	DBLP journals/tcasI/ShibaOKHK23 (xsd:string)
dc:identifier	DOI doi.org%2F10.1109%2FTCSI.2023.3268772 (xsd:string)
dcterms:issued	2023 (xsd:gYear)
swrc:journal	<https://dblp.l3s.de/d2r/resource/journals/tcasI>
rdfs:label	Polyomino: A 3D-SRAM-Centric Accelerator for Randomly Pruned Matrix Multiplication With Simple Reordering Algorithm and Efficient Compression Format in 180-nm CMOS. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Atsutake_Kosuge>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Kota_Shiba>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Mitsuji_Okada>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Mototsugu_Hamada>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Tadahiro_Kuroda>
swrc:month	September (xsd:string)
swrc:number	9 (xsd:string)
swrc:pages	3440-3450 (xsd:string)
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/journals/tcasI/ShibaOKHK23/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/journals/tcasI/ShibaOKHK23>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/journals/tcasI/tcasI70.html#ShibaOKHK23>
rdfs:seeAlso	<https://doi.org/10.1109/TCSI.2023.3268772>
dc:title	Polyomino: A 3D-SRAM-Centric Accelerator for Randomly Pruned Matrix Multiplication With Simple Reordering Algorithm and Efficient Compression Format in 180-nm CMOS. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:Article
rdf:type	foaf:Document
swrc:volume	70 (xsd:string)