A Novel DRAM Architecture for Improved Bandwidth Utilization and Latency Reduction Using Dual-Page Operation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tcasII/SudarshanSJLWW21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tcasII/SudarshanSJLWW21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chirag_Sudarshan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Christian_Weis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jan_Lappas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lukas_Steiner
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Matthias_Jung_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Norbert_Wehn
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTCSII.2021.3068007
>
foaf:
homepage
<
https://doi.org/10.1109/TCSII.2021.3068007
>
dc:
identifier
DBLP journals/tcasII/SudarshanSJLWW21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTCSII.2021.3068007
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tcasII
>
rdfs:
label
A Novel DRAM Architecture for Improved Bandwidth Utilization and Latency Reduction Using Dual-Page Operation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chirag_Sudarshan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Christian_Weis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jan_Lappas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lukas_Steiner
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Matthias_Jung_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Norbert_Wehn
>
swrc:
number
5
(xsd:string)
swrc:
pages
1615-1619
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tcasII/SudarshanSJLWW21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tcasII/SudarshanSJLWW21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tcasII/tcasII68.html#SudarshanSJLWW21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TCSII.2021.3068007
>
dc:
title
A Novel DRAM Architecture for Improved Bandwidth Utilization and Latency Reduction Using Dual-Page Operation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
68
(xsd:string)