[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/tcasII/WangYZHMXS24>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chen_Yang_0005>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Fahong_Zhang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jia_Hou>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jianfei_Wang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Siwei_Xiang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yang_Su>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yishuo_Meng>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FTCSII.2023.3339566>
foaf:homepage <https://doi.org/10.1109/TCSII.2023.3339566>
dc:identifier DBLP journals/tcasII/WangYZHMXS24 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FTCSII.2023.3339566 (xsd:string)
dcterms:issued 2024 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/tcasII>
rdfs:label A High-Throughput and Scalable Schoolbook Polynomial Multiplier for Accelerating Saber on FPGA Using a Novel Winograd-Based Architecture. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chen_Yang_0005>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Fahong_Zhang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jia_Hou>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jianfei_Wang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Siwei_Xiang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yang_Su>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yishuo_Meng>
swrc:month April (xsd:string)
swrc:number 4 (xsd:string)
swrc:pages 2344-2348 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/tcasII/WangYZHMXS24/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/tcasII/WangYZHMXS24>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/tcasII/tcasII71.html#WangYZHMXS24>
rdfs:seeAlso <https://doi.org/10.1109/TCSII.2023.3339566>
dc:title A High-Throughput and Scalable Schoolbook Polynomial Multiplier for Accelerating Saber on FPGA Using a Novel Winograd-Based Architecture. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 71 (xsd:string)