A high-performance reconfigurable VLSI architecture for vbsme in H.264.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tce/CaoHTLM08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tce/CaoHTLM08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hao_Min
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hui_Hou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jiarong_Tong
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jinmei_Lai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wei_Cao_0002
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTCE.2008.4637625
>
foaf:
homepage
<
https://doi.org/10.1109/TCE.2008.4637625
>
dc:
identifier
DBLP journals/tce/CaoHTLM08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTCE.2008.4637625
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tce
>
rdfs:
label
A high-performance reconfigurable VLSI architecture for vbsme in H.264.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hao_Min
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hui_Hou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jiarong_Tong
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jinmei_Lai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wei_Cao_0002
>
swrc:
number
3
(xsd:string)
swrc:
pages
1338-1345
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tce/CaoHTLM08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tce/CaoHTLM08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tce/tce54.html#CaoHTLM08
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TCE.2008.4637625
>
dc:
title
A high-performance reconfigurable VLSI architecture for vbsme in H.264.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
54
(xsd:string)