Applying Genetic Parallel Programming to Synthesize Combinational Logic Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tec/CheangLL07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tec/CheangLL07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kin-Hong_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kwong-Sak_Leung
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sin_Man_Cheang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTEVC.2006.884044
>
foaf:
homepage
<
https://doi.org/10.1109/TEVC.2006.884044
>
dc:
identifier
DBLP journals/tec/CheangLL07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTEVC.2006.884044
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tec
>
rdfs:
label
Applying Genetic Parallel Programming to Synthesize Combinational Logic Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kin-Hong_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kwong-Sak_Leung
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sin_Man_Cheang
>
swrc:
number
4
(xsd:string)
swrc:
pages
503-520
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tec/CheangLL07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tec/CheangLL07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tec/tec11.html#CheangLL07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TEVC.2006.884044
>
dc:
title
Applying Genetic Parallel Programming to Synthesize Combinational Logic Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
11
(xsd:string)