Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tecs/ChattopadhyayICRKKLAM08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tecs/ChattopadhyayICRKKLAM08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anupam_Chattopadhyay
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_Kammler
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gerd_Ascheid
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Harold_Ishebabi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Heinrich_Meyr
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kingshuk_Karuri
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rainer_Leupers
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaolin_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zoltan_Endre_Rakosi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1376804.1376808
>
foaf:
homepage
<
https://doi.org/10.1145/1376804.1376808
>
dc:
identifier
DBLP journals/tecs/ChattopadhyayICRKKLAM08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1376804.1376808
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tecs
>
rdfs:
label
Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anupam_Chattopadhyay
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_Kammler
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gerd_Ascheid
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Harold_Ishebabi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Heinrich_Meyr
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kingshuk_Karuri
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rainer_Leupers
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaolin_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zoltan_Endre_Rakosi
>
swrc:
number
4
(xsd:string)
swrc:
pages
40:1-40:31
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tecs/ChattopadhyayICRKKLAM08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tecs/ChattopadhyayICRKKLAM08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tecs/tecs7.html#ChattopadhyayICRKKLAM08
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1376804.1376808
>
dc:
subject
ASIP, VLIW, coarse-grained FPGA
(xsd:string)
dc:
title
Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
7
(xsd:string)