A retargetable framework for instruction-set architecture simulation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tecs/ReshadiDM06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tecs/ReshadiDM06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mehrdad_Reshadi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nikil_D._Dutt
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Prabhat_Mishra_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1151074.1151083
>
foaf:
homepage
<
https://doi.org/10.1145/1151074.1151083
>
dc:
identifier
DBLP journals/tecs/ReshadiDM06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1151074.1151083
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tecs
>
rdfs:
label
A retargetable framework for instruction-set architecture simulation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mehrdad_Reshadi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nikil_D._Dutt
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Prabhat_Mishra_0001
>
swrc:
number
2
(xsd:string)
swrc:
pages
431-452
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tecs/ReshadiDM06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tecs/ReshadiDM06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tecs/tecs5.html#ReshadiDM06
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1151074.1151083
>
dc:
subject
Retargetable instruction-set simulation, architecture description language, decode algorithm, generic instruction model, instruction binary encoding
(xsd:string)
dc:
title
A retargetable framework for instruction-set architecture simulation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
5
(xsd:string)