Reducing energy consumption of parallel sparse matrix applications through integrated link/CPU voltage scaling.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tjs/SonMCKR07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tjs/SonMCKR07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Guilin_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Konrad_Malkowski
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mahmut_T._Kandemir
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Padma_Raghavan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seung_Woo_Son_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2Fs11227-007-0113-9
>
foaf:
homepage
<
https://doi.org/10.1007/s11227-007-0113-9
>
dc:
identifier
DBLP journals/tjs/SonMCKR07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2Fs11227-007-0113-9
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tjs
>
rdfs:
label
Reducing energy consumption of parallel sparse matrix applications through integrated link/CPU voltage scaling.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Guilin_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Konrad_Malkowski
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mahmut_T._Kandemir
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Padma_Raghavan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seung_Woo_Son_0001
>
swrc:
number
3
(xsd:string)
swrc:
pages
179-213
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tjs/SonMCKR07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tjs/SonMCKR07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tjs/tjs41.html#SonMCKR07
>
rdfs:
seeAlso
<
https://doi.org/10.1007/s11227-007-0113-9
>
dc:
subject
Energy consumption; Dynamic voltage scaling; Parallel sparse matrix; Computation; Communication networks
(xsd:string)
dc:
title
Reducing energy consumption of parallel sparse matrix applications through integrated link/CPU voltage scaling.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
41
(xsd:string)