Improved Design for Hardware Implementation of Graph-Based Large Margin Classifiers for Embedded Edge Computing.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tnn/AriasGarciaSGMCCTB24
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tnn/AriasGarciaSGMCCTB24
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alan_C%E2%88%9A%C4%98ndido_de_Souza
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ant%E2%88%9A%C4%ABnio_P._Braga
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cristiano_Leite_Castro
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Frederico_Coelho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Janier_Arias-Garcia
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jones_Yudi_Mori
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Liliane_Gade
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luiz_C._B._Torres
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FTNNLS.2022.3183236
>
foaf:
homepage
<
https://doi.org/10.1109/TNNLS.2022.3183236
>
dc:
identifier
DBLP journals/tnn/AriasGarciaSGMCCTB24
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FTNNLS.2022.3183236
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tnn
>
rdfs:
label
Improved Design for Hardware Implementation of Graph-Based Large Margin Classifiers for Embedded Edge Computing.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alan_C%E2%88%9A%C4%98ndido_de_Souza
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ant%E2%88%9A%C4%ABnio_P._Braga
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cristiano_Leite_Castro
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Frederico_Coelho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Janier_Arias-Garcia
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jones_Yudi_Mori
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Liliane_Gade
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luiz_C._B._Torres
>
swrc:
month
January
(xsd:string)
swrc:
number
1
(xsd:string)
swrc:
pages
1320-1329
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tnn/AriasGarciaSGMCCTB24/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tnn/AriasGarciaSGMCCTB24
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tnn/tnn35.html#AriasGarciaSGMCCTB24
>
rdfs:
seeAlso
<
https://doi.org/10.1109/TNNLS.2022.3183236
>
dc:
title
Improved Design for Hardware Implementation of Graph-Based Large Margin Classifiers for Embedded Edge Computing.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
35
(xsd:string)