Effective Cache Prefetching on Bus-Based Multiprocessors
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tocs/TullsenE95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tocs/TullsenE95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dean_M._Tullsen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Susan_J._Eggers
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F200912.201006
>
foaf:
homepage
<
https://doi.org/10.1145/200912.201006
>
dc:
identifier
DBLP journals/tocs/TullsenE95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F200912.201006
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tocs
>
rdfs:
label
Effective Cache Prefetching on Bus-Based Multiprocessors
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dean_M._Tullsen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Susan_J._Eggers
>
swrc:
number
1
(xsd:string)
swrc:
pages
57-88
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tocs/TullsenE95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tocs/TullsenE95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tocs/tocs13.html#TullsenE95
>
rdfs:
seeAlso
<
https://doi.org/10.1145/200912.201006
>
dc:
subject
bus-based multiprocessors, cache prefetching, false sharing, memory latency hiding
(xsd:string)
dc:
title
Effective Cache Prefetching on Bus-Based Multiprocessors
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
13
(xsd:string)