Design of Synthesis-time Vectorized Arithmetic Hardware for Tapered Floating-point Addition and Subtraction.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/todaes/BommanaSDRBMC23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/todaes/BommanaSDRBMC23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Arvind_Thumatti_K._R.
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ashish_Reddy_Bommana
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Linga_Reddy_Cenkeramaddi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/M._Sabarimalai_Manikandan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pudi_Dhilleswararao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Srinivas_Boppu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Susheel_Ujwal_Siddamshetty
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3567423
>
foaf:
homepage
<
https://doi.org/10.1145/3567423
>
dc:
identifier
DBLP journals/todaes/BommanaSDRBMC23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3567423
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/todaes
>
rdfs:
label
Design of Synthesis-time Vectorized Arithmetic Hardware for Tapered Floating-point Addition and Subtraction.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Arvind_Thumatti_K._R.
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ashish_Reddy_Bommana
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Linga_Reddy_Cenkeramaddi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/M._Sabarimalai_Manikandan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pudi_Dhilleswararao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Srinivas_Boppu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Susheel_Ujwal_Siddamshetty
>
swrc:
number
3
(xsd:string)
swrc:
pages
32:1-32:35
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/todaes/BommanaSDRBMC23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/todaes/BommanaSDRBMC23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/todaes/todaes28.html#BommanaSDRBMC23
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3567423
>
dc:
title
Design of Synthesis-time Vectorized Arithmetic Hardware for Tapered Floating-point Addition and Subtraction.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
28
(xsd:string)