System-level throughput analysis for process variation aware multiple voltage-frequency island designs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/todaes/GargM08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/todaes/GargM08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Diana_Marculescu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Siddharth_Garg
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1391962.1391967
>
foaf:
homepage
<
https://doi.org/10.1145/1391962.1391967
>
dc:
identifier
DBLP journals/todaes/GargM08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1391962.1391967
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/todaes
>
rdfs:
label
System-level throughput analysis for process variation aware multiple voltage-frequency island designs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Diana_Marculescu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Siddharth_Garg
>
swrc:
number
4
(xsd:string)
swrc:
pages
59:1-59:25
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/todaes/GargM08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/todaes/GargM08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/todaes/todaes13.html#GargM08
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1391962.1391967
>
dc:
subject
Globally asynchronous locally synchronous, manufacturing process variations, maximum cycle mean, performance analysis, system-level design, voltage-frequency islands
(xsd:string)
dc:
title
System-level throughput analysis for process variation aware multiple voltage-frequency island designs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
13
(xsd:string)