Parameterized architecture-level dynamic thermal models for multicore microprocessors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/todaes/LiTPT10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/todaes/LiTPT10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Duo_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Eduardo_H._Pacheco
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Murli_Tirumala
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sheldon_X.-D._Tan
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1698759.1698766
>
foaf:
homepage
<
https://doi.org/10.1145/1698759.1698766
>
dc:
identifier
DBLP journals/todaes/LiTPT10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1698759.1698766
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/todaes
>
rdfs:
label
Parameterized architecture-level dynamic thermal models for multicore microprocessors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Duo_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Eduardo_H._Pacheco
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Murli_Tirumala
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sheldon_X.-D._Tan
>
swrc:
number
2
(xsd:string)
swrc:
pages
16:1-16:22
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/todaes/LiTPT10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/todaes/LiTPT10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/todaes/todaes15.html#LiTPT10
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1698759.1698766
>
dc:
title
Parameterized architecture-level dynamic thermal models for multicore microprocessors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
15
(xsd:string)