Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/todaes/LiuON08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/todaes/LiuON08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fang_Liu_0029
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Plamen_K._Nikolov
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sule_Ozev
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1344418.1344429
>
foaf:
homepage
<
https://doi.org/10.1145/1344418.1344429
>
dc:
identifier
DBLP journals/todaes/LiuON08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1344418.1344429
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/todaes
>
rdfs:
label
Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fang_Liu_0029
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Plamen_K._Nikolov
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sule_Ozev
>
swrc:
number
2
(xsd:string)
swrc:
pages
33:1-33:28
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/todaes/LiuON08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/todaes/LiuON08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/todaes/todaes13.html#LiuON08
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1344418.1344429
>
dc:
subject
Hierarchical variance analysis, analog circuits, parameter correlations, performance model, process variations
(xsd:string)
dc:
title
Parametric variability analysis for multistage analog circuits using analytical sensitivity modeling.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
13
(xsd:string)