Series-parallel functions and FPGA logic module design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/todaes/ThakurW96
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/todaes/ThakurW96
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/D._F._Wong_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shashidhar_Thakur
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F225871.225891
>
foaf:
homepage
<
https://doi.org/10.1145/225871.225891
>
dc:
identifier
DBLP journals/todaes/ThakurW96
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F225871.225891
(xsd:string)
dcterms:
issued
1996
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/todaes
>
rdfs:
label
Series-parallel functions and FPGA logic module design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/D._F._Wong_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shashidhar_Thakur
>
swrc:
number
1
(xsd:string)
swrc:
pages
102-122
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/todaes/ThakurW96/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/todaes/ThakurW96
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/todaes/todaes1.html#ThakurW96
>
rdfs:
seeAlso
<
https://doi.org/10.1145/225871.225891
>
dc:
subject
field programmable gate arrays, series-parallel technology mapping, tree-based technology mapping algorithm, universal logic modules
(xsd:string)
dc:
title
Series-parallel functions and FPGA logic module design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
1
(xsd:string)