Efficient routability check algorithms for segmented channel routing.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/todaes/YangCHT00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/todaes/YangCHT00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Hsing_Yang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chia-Chun_Tsai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jan-Ming_Ho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sao-Jie_Chen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F348019.348574
>
foaf:
homepage
<
https://doi.org/10.1145/348019.348574
>
dc:
identifier
DBLP journals/todaes/YangCHT00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F348019.348574
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/todaes
>
rdfs:
label
Efficient routability check algorithms for segmented channel routing.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Hsing_Yang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chia-Chun_Tsai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jan-Ming_Ho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sao-Jie_Chen
>
swrc:
number
3
(xsd:string)
swrc:
pages
735-747
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/todaes/YangCHT00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/todaes/YangCHT00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/todaes/todaes5.html#YangCHT00
>
rdfs:
seeAlso
<
https://doi.org/10.1145/348019.348574
>
dc:
subject
field programmable gate arryas (FPGAs), routing, segmented channel
(xsd:string)
dc:
title
Efficient routability check algorithms for segmented channel routing.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
5
(xsd:string)