Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/trets/GrossHWS22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/trets/GrossHWS22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Georg_Sigl
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Konrad_Hohentanner
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mathieu_Gross
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stefan_Wiehler
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3472959
>
foaf:
homepage
<
https://doi.org/10.1145/3472959
>
dc:
identifier
DBLP journals/trets/GrossHWS22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3472959
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/trets
>
rdfs:
label
Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Georg_Sigl
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Konrad_Hohentanner
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mathieu_Gross
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stefan_Wiehler
>
swrc:
number
1
(xsd:string)
swrc:
pages
5:1-5:26
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/trets/GrossHWS22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/trets/GrossHWS22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/trets/trets15.html#GrossHWS22
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3472959
>
dc:
title
Enhancing the Security of FPGA-SoCs via the Usage of ARM TrustZone and a Hybrid-TPM.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
15
(xsd:string)