Memory Latency Hiding by Load Value Speculation for Reconfigurable Computers.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/trets/ThielmannHK12
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/trets/ThielmannHK12
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andreas_Koch_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Benjamin_Thielmann
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jens_Huthmann
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F2362374.2362377
>
foaf:
homepage
<
https://doi.org/10.1145/2362374.2362377
>
dc:
identifier
DBLP journals/trets/ThielmannHK12
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F2362374.2362377
(xsd:string)
dcterms:
issued
2012
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/trets
>
rdfs:
label
Memory Latency Hiding by Load Value Speculation for Reconfigurable Computers.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andreas_Koch_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Benjamin_Thielmann
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jens_Huthmann
>
swrc:
number
3
(xsd:string)
swrc:
pages
13:1-13:14
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/trets/ThielmannHK12/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/trets/ThielmannHK12
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/trets/trets5.html#ThielmannHK12
>
rdfs:
seeAlso
<
https://doi.org/10.1145/2362374.2362377
>
dc:
title
Memory Latency Hiding by Load Value Speculation for Reconfigurable Computers.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
5
(xsd:string)