[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/journals/trets/ZhaoBCDP09>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Bernard_Dieny>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Claude_Chappert>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Eric_Belhaire>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Guillaume_Prenat>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Weisheng_Zhao>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1534916.1534918>
foaf:homepage <https://doi.org/10.1145/1534916.1534918>
dc:identifier DBLP journals/trets/ZhaoBCDP09 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1534916.1534918 (xsd:string)
dcterms:issued 2009 (xsd:gYear)
swrc:journal <https://dblp.l3s.de/d2r/resource/journals/trets>
rdfs:label TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Bernard_Dieny>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Claude_Chappert>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Eric_Belhaire>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Guillaume_Prenat>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Weisheng_Zhao>
swrc:number 2 (xsd:string)
swrc:pages 8:1-8:19 (xsd:string)
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/journals/trets/ZhaoBCDP09/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/journals/trets/ZhaoBCDP09>
rdfs:seeAlso <http://dblp.uni-trier.de/db/journals/trets/trets2.html#ZhaoBCDP09>
rdfs:seeAlso <https://doi.org/10.1145/1534916.1534918>
dc:subject FPGA, Look-Up Table (LUT), MRAM, MTJ, Simulation, TAS, architecture, dynamical reconfiguration, flip-flop, low power, multi-context configuration, nonvolatile (xsd:string)
dc:title TAS-MRAM-Based Low-Power High-Speed Runtime Reconfiguration (RTR) FPGA. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:Article
rdf:type foaf:Document
swrc:volume 2 (xsd:string)