VLSI configurable delay commutator for a pipeline split radix FFT architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/journals/tsp/GarciaMB99
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tsp/GarciaMB99
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Angel_M._Bur%E2%88%9A%E2%89%A5n
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jes%E2%88%9A%C4%BCs_Garc%E2%88%9A%E2%89%A0a
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Juan_A._Michell
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2F78.796442
>
foaf:
homepage
<
https://doi.org/10.1109/78.796442
>
dc:
identifier
DBLP journals/tsp/GarciaMB99
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2F78.796442
(xsd:string)
dcterms:
issued
1999
(xsd:gYear)
swrc:
journal
<
https://dblp.l3s.de/d2r/resource/journals/tsp
>
rdfs:
label
VLSI configurable delay commutator for a pipeline split radix FFT architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Angel_M._Bur%E2%88%9A%E2%89%A5n
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jes%E2%88%9A%C4%BCs_Garc%E2%88%9A%E2%89%A0a
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Juan_A._Michell
>
swrc:
number
11
(xsd:string)
swrc:
pages
3098-3107
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tsp/GarciaMB99/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tsp/GarciaMB99
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tsp/tsp47.html#GarciaMB99
>
rdfs:
seeAlso
<
https://doi.org/10.1109/78.796442
>
dc:
title
VLSI configurable delay commutator for a pipeline split radix FFT architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
47
(xsd:string)